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The potential for using probe-based phase-change memories for the future archival storage at densities of around 1Tbit/in.2 is investigated using
a recording medium comprising a Si/TiN/DLC/GeSbTe/diamond-like carbon (DLC) stack together with a conductive PtSi tip for writing and
reading. Both experimental and computational simulation results are presented. The simulations include a physically-realistic threshold switching
model, as well as the effects of thermal boundary resistance and electrical contact resistance. The simulated bit size and shape correspond
closely to that written experimentally. # 2011 The Japan Society of Applied Physics
The archival sector is becoming increasingly important, due
to the introduction of legal requirements governing the
storage of data, but also as a consequence of the ever-
increasing amount of digital data generated in our everyday
life. Probe storage, in which a two-dimensional array of
probes write and read data in parallel, as exempliﬁed by
IBM’s prototype probe-storage system,1) has the potential to
provide the huge capacities needed for digital archiving. A
putative archival probe storage system might have a capacity
of 200 to 1000 Tbyte (implying a multiple medium/array
format), a streaming data rate of around 500Mbyte/s, a
media/tip lifetime of 20 to 50 years, a read cyclability of 106
and a power consumption of less than 300W. To achieve
such performance targets requires the ability to write and
read bits at densities of at least 1 Tbit/in.2 and at data rates
of at least 1Mbit/s per probe (and an array size of 1000 to
10,000 probes), while at the same time ‘‘guaranteeing’’ long
media and probe (tip) lifetimes. We address the achievement
of such targets by the use of wear-resistant electrical write/
read probes together with specially designed phase-change
storage media that have previously demonstrated the
potential for ultra high density storage.2–4)
Invariably in probe storage the most signiﬁcant factor in
determining the size of a recorded mark, and hence the
achievable storage density, is the tip size of the probe itself.
However, in a practicable probe storage system a probe tip
may have to endure several kilometres of scanning, so a
wear-resistant tip is required. Fortunately there has been
much recent progress in the development of ultra sharp, wear-
resistant tips.5) While physically sharp tips are a pre-requisite
for techniques that rely on the formation of physical indents
to store data, this is not necessarily the case for electrical
probe storage (the subject of this note). In electrical probe
storage it is the electrical contact area that is important, rather
than the physical contact area. Thus, tip designs are possible
that have small electrical contact area, for high density
writing and reading, but a larger physical contact area, for the
reduction of tip-medium pressure (and potentially therefore
tip-media wear). Such tips have been developed by IBM
Zurich, with a small, highly conducting PtSi region
‘‘encapsulated’’ by a much larger, non-conducting SiO2
region; these tips have far superior wear characteristics
compared to conventional tips,6) and have been used in this
note to write and read data in phase-change media. The
phase-change medium stack used here consists of a 10 nm
Ge2Sb2Te5 (GST) layer sandwiched between a 4 nm
diamond-like-carbon (DLC) capping layer and a 20 nm
DLC underlayer, on a 10 nm TiN bottom electrode on the
top of a Si substrate. It is well-known that chalcogenide
alloys such as GeSbTe are easily oxidized, resulting in a
degradation of their properties, and therefore need to be
encased by some form of protective layer. DLC ﬁlms are a
good choice for protective layer since they can be readily
fabricated with a wide range of electrical (and thermal)
conductivities, and present a good barrier to oxidation.7)
For the experimental writing and reading of bits we used
a 60 nm contact diameter PtSi tip, write voltages (applied
between the tip and the TiN electrode) in the range 3 to 5V
and pulse durations of around 1 s. A schematic of the
recording arrangement is shown in Fig. 1, along with both
experimental and simulated mark (bit) shapes as well an
experimental current–voltage (I–V ) curve.
The physical mechanisms that determine the write and
read performance of electrical probe memories using
phase-change media involve electrical, thermal and phase-
transformation processes. We have previously described a
comprehensive (pseudo-three-dimensional) computational
(COMSOL Multiphysics) model for all such processes,
simultaneously solving the (time-resolved) Laplace, heat
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Fig. 1. (Color online) (a) Simulated crystalline bit (top left) and (b)
experimentally recorded bit readback (top right) using current contrast with
the maximum readout current being approximately 8A (readout
voltage = 1V); also shown [(c) bottom right] is the experimental I–V curve
for the recording medium, showing the characteristic threshold-type
switching exhibited by GeSbTe type materials.
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conduction and Johnson–Mehl–Avrami–Kolmogorov (JMAK)
equations.2) In this note however we have improved our
previous simulation capabilities by including a more
physically-realistic model for the well-known threshold
switching eﬀect that occurs in amorphous chalcogenides.8)
Accordingly the electrical conductivity am of the GeSbTe
layer in the amorphous phase is described by the equation:
amðT ; EÞ ¼ E1  2qðNT1 þNT2Þz
0
exp  EC  EF
kT
 
 sinh qE
kT
z
2
 
ð1þ Þ; ð1Þ
where (as explained in ref. 8) NT1 (here 5 1024m3) is the
concentration of a deep traps at energy ET1 aligned with the
Fermi level, NT2 (here also 5 1024m3) is the concentra-
tion of a shallow traps at energy ET2 close to the conduction
band, E is the electric ﬁeld inside the GeSbTe layer, q is the
unit charge, z is the intertrap distance (5 nm), 0 is the
attempt-to-escape time for a trapped electron (1015 s),  is
a non-equilibrium term and (EC  EF) was taken to be
0.35 eV. Recently, it has also been shown that thermal
boundary resistance (TBR) plays a signiﬁcant role in deter-
mining the temperature distribution within phase-change
devices.9,10) We have therefore also modiﬁed our previous
model to include TBR eﬀects and found that the temperature
in the recording layer is particularly aﬀected by the TBR at
the interface between the bottom DLC layer and GeSbTe
ﬁlm. The value of TBR used in the simulations presented
here is 2:5 108m2 K/W, taken from ref. 10. Another
practical complication that should be taken into account is
the electrical contact resistance between the tip and the
sample (capping layer in our case), since this increases the
whole system resistance and can inﬂuence written mark size
and shape for a given write pulse. In our simulation, the
electrical contact resistance is calculated directly using11)
Rcontact ¼
sample þ tip
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where sample and tip are the resistivities of the sample and
tip, respectively, r is the radius of tip apex, F is the tip
loading force, and E is the eﬀective Young’s modulus
(here 5GPa). According to this expression, the value of the
contact resistance for the PtSi tip is approximately 80 k for
a tip force of 300 nN (typical for that applied during writing)
and for sample ¼ 0:01m and tip ¼ 0:3 106 m. The
predicted written bit size and shape, using this more
physically-realistic recording model, is shown in Fig. 1(a),
assuming a 4V, 1.0 s write pulse (see Table I for material
parameters used in the simulation). The GeSbTe layer was
assumed initially to be in the amorphous phase, and it can be
seen that a crystalline mark of approximately 60 nm in
diameter is formed and extends throughout the entire
thickness of the GeSbTe layer (this is important to ensure
good readout contrast— see ref. 2). Experimental recording
experiments were also carried out using this same media
structure and PtSi tip design. A typical experimentally
recorded bit is shown in Fig. 1(b), in this case for a write
pulse of 2.8V [chosen to be above the threshold voltage
measured from ‘‘static’’ I–V curves— see Fig. 1(c)] and
1.0 s duration (chosen to meet a requirement of 1Mbit/s
data rate per tip), where it can be seen that the bit is also
around 60 nm in diameter and exhibits good electrical
(current) contrast, in line with our simulations. Note that the
energy needed to record a bit is quite small, being only
0.33 nJ in the experimental case and 0.53 nJ for the
simulation (corresponding to write currents of 117 and
132 A, respectively). This implies a relatively low writing
power for a ‘‘real’’ system [e.g., at 1Mbit/(stip) the total
write power would be only around 330mW for 1000 tips
operating in parallel].
In summary, the recording performance of a scanning
probe phase-change memory based on a Si/TiN/DLC/
GeSbTe/DLC medium stack and using a PtSi electrical
tip for writing and reading has been investigated both
experimentally and by simulation. We have concentrated on
a write-once type system where crystalline marks are written
into an amorphous starting matrix. We have shown that a
crystalline mark size as small as 60 nm can be readily
produced using a relatively low voltage pulse of around 1 s
in duration, and that smaller tip contact areas would result
in smaller written marks, demonstrating the capability of
this technique in achieving 1 Tbit/in.2 areal density and
1Mbit/(stip) data rate. Combining the methods used here
with the recently developed mark-length recording strategy
for phase-change probe storage systems,3) which has the
potential to increase densities by a factor of 50 to 100%,
oﬀers the capability for multi-Terabit-per-square-inch probe
storage.
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Table I. Characteristic parameters used in the simulation.
Tip Capping Under
Bottom
electrode
Substrate
Thermal conductivity
(Wm1K1) 25 5 10 12 149
Electrical conductivity
(1m1) 3:3 10
6 100 200 5 106 N/A
Density
(kgm3) 12400 2800 2800 5400 2330
Heat Capacity
(Jkg1K1) 250 540 540 400 720
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